

Secure Heterogenous Integration: Challenges and Solutions

Farimah Farahmandi

Assistant Professor, Electrical and Computer Engineering, University of Florida
Associate Director, Florida Institute for Cybersecurity Research



Founder, Caspia Technologies



Section 1:



Hardware Security Fundamentals

Internet of Thing Devices to Smart Cities



Hardware is Backbone

Design Flow




Supply Chain



And...

The Electronics Supply Chain Within It



Entities Involved in the Supply Chain



Open Source Software



Software Licensors



HW Component Suppliers



Cloud Service Providers



Logistics Partners



OEMs/ODMs




IOT Devices



Manufacturing Partners



Channel/Distributors



**Repair /Refurbishment
Partners**



Scrap Partners




Recycling Partners

Security Assets

Asset: A resource of value worth protecting from an adversary

Security Assets in SoCs:

- ▶ On-device keys (developer/OEM)
- ▶ Device configuration
- ▶ Manufacturer Firmware
- ▶ Application software
- ▶ On-device sensitive data
- ▶ Communication credentials
- ▶ Random number or entropy
- ▶ Biometrics
- ▶ E-fuse
- ▶ And more...



Source: Intel

More Attacks on Hardware




Trojans



Untrusted Foundry



Counterfeit ICs




Physical Attack




Side-channel



Fault Injection




Reverse Engineering




Fake Parts

Hardware Trojan



Untrusted Hardware

Antenna








- Adversary can send and receive secret information.
- Adversary can disable the chip, send wrong processing data, impact circuit information, steal sensitive info, etc.


- Adversary can place an Antenna on the fabricated chip.
- Such Trojans cannot be detected since it does not change the functionality of the circuit.



Counterfeit Parts

Sample 1	Sample 2	Sample 3	Sample 4	Sample 5
				

Counterfeit Parts



- **Recycled** and **remarked** types contribute to majority of counterfeit incidents.
- Untrusted foundry/assembly can introduce **overproduced** and **out-of-spec/defective** parts
- **Cloning** can be done by a wide variety of adversaries (a small entity to a large corporation)
- **Tampered** parts act as a backdoor where secret information from the chip or sabotage system functionality

U. Guin, D. DiMase, and M. Tehranipoor, "A Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead," Journal of Electronic Testing: Theory and Applications (JETTA), 2014.

U. Guin, D. DiMase, and M. Tehranipoor, "A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment," Journal of Electronic Testing: Theory and Applications (JETTA), 2014.

Recycling Process




Consumer trends suggest that more gadgets are used in much shorter time – more e-waste

Source: Images are taken from google


Reverse Engineering




(a) Original 6 layer PCB





(b) Layer 1.




(c) Layer 2.




(d) Layer 3.



(e) Layer 4.




(f) Layer 5.



(g) Layer 6.

Reverse Engineering

Delaying and Imaging: Netlist recovery
Netlist Reverse Engineering: Function recovery




Information Leakage

► Validation of Deterministic Security Requirements


- Deterministic security requirements → can be directly derived from security policies
- Includes **access control** restrictions, address translations, and more

- **Vulnerability:** Asset leakage
- **Rule:** An asset should never propagate to any location where an attacker can observe it




Source: Jasper


Security Goals and Attack Vectors



Impact of Hardware Compromise




Impact: HW Security Compromise



Impact of Hardware Compromise

THE VERGE

Intel Facing 32 Lawsuits Over Meltdown and Spectre CPU Security Flaws



Jan 4, 2018


Intel sells off for a second day as massive security exploit shakes the stock

**BUSINESS
INSIDER**


The company accused of selling Apple and Amazon data servers compromised by Chinese spies is getting crushed — it's lost half of its value today

Importance of Removing Hardware Vulnerabilities

- Removing hardware-level vulnerabilities will reduce system vulnerabilities by **43%**



- If they remain undetected
 - Harm company's reputation
 - Threaten user privacy
 - Endangers people's life



Malfunctions in pacemakers will lead to patients' death

Current Practices

- **Manual Security Assessment**
- **Certification Schemes:** Security verification by an independent official 3rd party
 - Example: payment Card Industry (PCI-DSS and PTS Finance industry)
- **Process overview:**



Security claims



3P Assessment




Final report

- **Suffer from various flaws**
 - Security review depends greatly on the experience
 - No proof that the design is secure against possible attack scenarios

Security Issues Detection and Prevention



Inspection



Protection





Automation

Section 2:

Secure Advanced Packaging

Heterogeneous Integration

- IoT, big data, and AI inspire unprecedented needs of powerful semiconductor
- Moore's law is diming - 'free lunch' of technology node scaling is over
- *Beyond Moore* technology: **Heterogeneous Integration (HI)**
 - Fulfilling diversity of technology nodes, functionality, and materials



Motivation & Problem Statement

The semiconductor industry is moving towards rapid adoption of functionally disaggregated hardware

- New demanding server workloads and the slowing down of Moore's Law
- The significant performance/watt benefits of domain-specific accelerators
- The exponential cost of silicon development, especially at newer process nodes
- The economies of building chiplets instead of monolithic chips
- Availability of best-of-breed components as chiplets at optimum process nodes from multiple foundries




Impact

- Flexibility
- Scaling can continue
- Accessibility
- Reuse of expensive IPs
- Cost-efficient

Challenges


- New attack surfaces making it vulnerable to various existing and emerging threats

Heterogeneous Integration




Heterogeneous Integration

Industry Heterogeneous Packaging




Intel Embedded Multi-die Interconnect Bridge EMIB (passive & active)



Source: <https://www.intel.com/content/www/us/en/foundry/emib.html>

Intel Foveros 3D Stacking Technology




Source: <https://newsroom.intel.com/press-kits/lakefield/#gs.rdd753>


Courtesy: Intel

Co-design of Chiplets


- Design flow must consider chip-package co-design
- Common implementations of heterogeneous integration: Interposers, EMIBs



Interposer



EMIB




Assumptions


- Some chiplets may be trusted, some may not
- Untrusted semiconductor fab
- Untrusted interposer layer
- Untrusted package substrates manufactured off-shore
- **Trusted facility for integration and assembly**

Security Challenges


- Fundamental security risks of HI-based devices
 - Use of diverse, mostly untrusted and insecure, chiplets that might contain malicious functionality, counterfeits issues
 - Shared resources between chiplets introduces new attack surface, e.g., access control violations and information
 - Variety of in-field and physical attacks such as inter-chiplet interconnects
- New attack surfaces and vectors of system-in-package (SiP)



Supply Chain of Heterogenous Integration



Supply Chain of Heterogenous Integration



Threat Model

- **Chiplet Security & Trust**

- IP piracy
- Hardware Trojans and malicious change
- Reverse engineering
- Counterfeit chiplets (Cloned, out of spec, recycled, etc)

- **Design for Secure Integration**

- Information leakage
- Confidentiality
- Integrity
- Security policies


- **Design for Lifecycle Assurance**

- Secure operation (run time) throughout lifetime
- Tamper detection
- Supply chain integrity
- Over-production & Out of Spec
- MIM and Impersonation
- Physical Attacks


Aggressive threat model, but necessary

Building Secure Heterogenous Integration

- Consider security from very **beginning**
- Identify what needs to be protected (**assets, IPs, chiplets, operations**)
- Evaluate **right level** of security for each asset
- Identify potential **vulnerabilities and threat models**
 - During chiplet design time
 - Interposer and packaging vulnerability Assessment
 - Need to develop a vulnerability database
- **Analyze if vulnerabilities exists**
 - Need to develop metrics, standards, rules and properties
 - Need to develop CAD tools for security assessment



Security from the start



Security assessment



Chiplet Security & Trust


Chiplet Security

- Logical Verification

- Attackers: Untrusted Chiplet OCM and foundry
- Challenge-response (CR) based approach
 - Logical test, watermark, PUF, etc
 - *Insufficient to establish trust*


- Physical Verification

- Attackers: Untrusted foundry
- OCM is trusted
- Imaging based approach to detect any change made by the untrusted entities




Possible Solutions: Static Security Verification

- Does my SiP behave in a secure manner? – Security Property and Rules
- No comprehensive set of security properties for heterogeneous system is available
- Our subtasks to resolve the challenges
 - Establish a comprehensive database of security properties
 - Automatic security property generation




Possible Solutions: Security Property Database Generation

- Security property checking – presence/absence of vulnerabilities
- Characterizations of a SiP security property
- Property formalization when chiplet implementation details are unknown
 - Primary asset identification
 - Secondary asset identification
 - Vulnerability detection
 - Threat model development







Enrolment & Verification



Physical Verification


Verifier

Backside SEM Images



Prover


Malicious Change Detection



Outcome




Physical Verification



Design for Secure Integration & Lifecycle

ISILA: Secure Integration and Lifecycle Assurance



Brief Description:

- Chiplets 1 and 2 fabricated using advanced technology node in untrusted foundry
 - Sensitive chiplets could be *locked* or have *stripped* functionality
- The FPGA is configured by the IC designer and the configuration data, i.e., bitstream, is unknown to the potential adversaries



ISILA's Security Features:

Supply chain integrity: Enables end-to-end provenance and traceability for the package and each chiplet

Locking/Unlocking and Obfuscation: Enables secure key exchange between chiplets and FPGA


Runtime monitoring: Detect malicious attacks to device's firmware, malware, ransomware, Trojans, etc

Tamper detection: Detect any tampering including X-ray, optical, clock glitch, voltage glitch, Laser fault injection, etc.







- Each chiplet must be **authenticated**
 - Challenge-response protocol
- Some chiplets may be **logic locked**, each requiring a separate key to unlock its functionality.
 - Logic locking keys should not be securely hard coded in the netlist or provisioned by the untrusted foundry.
 - The logic locking keys should not flow through the interposer in plaintext
- **Chiplet Security IP (CSIP)**
 - Some chiplets contain a CSIP
 - Securely obtains the key to unlock the chiplet, establishes key sharing, encryption, etc
- **Chiplet HSM (CHSM)**
 - implemented in the FPGA will send the unlocking keys to the chiplets using Diffie Hellman key exchange (DHKE) protocol, enables key sharing, encryption, Hash, etc
 - An NVM will store the encrypted bitstream of the CHSM.
 - Unlocking keys are stored inside the NVM accompanying the CHSM.

CHSM Design




CSIP Design

- Chiplet Security IP (CSIP) securely unlocks the locked circuits inside each chiplet.
- Contains security primitives such as PUF, TRNG etc. to perform authentication and key generation.
- Ability to generate public keys and session keys.
- Interface to send and receive data to and from **root of trust**
- Performs **cryptographic** operations.
- Stores **ECID** or unique **chiplet ID** or other forms of identification (**Public or Private**).
- Keep track of the aging of the chip.



Secure Design Flow for HI




Design Requirements

I. Authentication




II. Key exchange




III. Locking key Transfer



- The CHSM is required to :
 - authenticate the chiplets in the package: Only enrolled chiplets identified by CHSM,
 - establish communication with the CSIPs,
 - securely deliver the keys to the respective chiplets through the CSIP.
- Key must **not** pass through the interposer layer in plaintext.
- The CSIP and CHSM design should be scalable and adaptal
 - size of locking key,
 - number of chiplets in the package,
 - type of locking scheme used.



Secure Communication with the Chiplet Under Test using CSIP





G. Contreras et. al., "Secure Split-Test for preventing IC piracy by untrusted foundry and assembly," *IEEE International Symposium Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)*, pp.196-203, 2013.

T. Rahman, D. Forte, Q. Shi, G. Contreras, and M. Tehranipoor, "CSST: Preventing Distribution of Unlicensed and Rejected ICs by Untrusted Foundry and Assembly," *IEEE Int. Symposium on Defect and Fault Tolerance Symposium (DFTS)*, Oct. 2014


Runtime Monitoring using CHSM

- **Runtime Security and Integrity Checker:** Equip FPGA with sensors to measures and perform side channel analysis
 - Enable detailed program analysis



Device under Assessment

Target device



Template

Classification

- Instruction
- Register



Assembly code

```
add r16, r17
and r18, r19
...
```




Ransomware

Supply Chain Integrity using CHSM/CSIP




- **ISILA infrastructure offers end-to-end protection**
- **Available smart contracts**
 - Device enrollment
 - IP/Bitstream registration
 - Ownership transfer
 - Device/system auth.
 - Device tracking



Physical Assurance

- Signals with confidentiality and integrity requirements should pass between dies using an authenticated encryption protocol.
- **Approaches:**
 - ✓ Anti-tampering sensors
 - ✓ Active and passive shields
 - ✓ Watermarks on package
 - ✓ PUF based authentication



ISILA – Tamper Detection

